EWU Institutional Repository

Strategies to Improve Power Delivery to CMOS Circuitry Using Localized Decoupling

Show simple item record

dc.contributor.author Mohaimen, Ophelia
dc.contributor.author Mustazir, Rezwana Habib
dc.contributor.author Sraboni, Laila Sharmin
dc.date.accessioned 2017-02-05T07:16:37Z
dc.date.available 2017-02-05T07:16:37Z
dc.date.issued 12/24/2008
dc.identifier.uri http://dspace.ewubd.edu/handle/2525/2049
dc.description This thesis submitted in partial fulfillment of the requirements for the degree of B.Sc in Electrical and Electronic Engineering of East West University, Dhaka, Bangladesh. en_US
dc.description.abstract As current travels all the way from the power supply to the silicon, it sees the current path in each of the levels as resistive and inductive drops, thus voltage deteriorates. Power droop in the silicon is a major cause for system performance degradation. Higher frequency of operation and reduced power levels are limiting the timing and voltage budget, which is designed in circuits to account for system noise, which includes voltage drooping due to inductive losses. Novel techniques are evolved to compensate for these losses at all levels, starting from motherboard, package, socket and finally down to the silicon level. Due to lack of available space, design constraints and fabrication difficulties, decoupling at the die level is very limited. Though available decoupling techniques exist for the board, package and socket, yet their response time is slow and in some cases worthless. Here a proposal is made to provide for decoupling at the CMOS levels, right where the power is needed. This work merges the advanced DRAM technologies with that of CMOS to create decoupling in silicon without taking any extra rooms for it. Simulation of sub 100 run multi-metal layer circuit demonstrates the advantage of proposed localized decoupling. -ment en_US
dc.language.iso en_US en_US
dc.publisher East West University en_US
dc.relation.ispartofseries ;EEE00003
dc.subject Power delivery to CMOS Circuitry en_US
dc.title Strategies to Improve Power Delivery to CMOS Circuitry Using Localized Decoupling en_US
dc.type Thesis en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Browse

My Account